Read Time:1 Minute, 42 Second
Description
During runtime, the hardware allows for test or debug logic (feature) to be activated, which allows for changing the state of the hardware. This feature can alter the intended behavior of the system and allow for alteration and leakage of sensitive data by an adversary.
Modes of Introduction:
– Architecture and Design
Related Weaknesses
CWE-284
Consequences
Confidentiality, Integrity, Availability: Modify Memory, Read Memory, DoS: Crash, Exit, or Restart, DoS: Instability, DoS: Resource Consumption (CPU), DoS: Resource Consumption (Memory), DoS: Resource Consumption (Other), Execute Unauthorized Code or Commands, Gain Privileges or Assume Identity, Bypass Protection Mechanism, Alter Execution Logic, Quality Degradation, Unexpected State, Reduce Performance, Reduce Reliability
Potential Mitigations
Phase: Architecture and Design
Description:
Insert restrictions on when the hardware’s test or debug features can be activated. For example, during normal operating modes, the hardware’s privileged modes that allow access to such features cannot be activated. Configuring the hardware to only enter a test or debug mode within a window of opportunity such as during boot or configuration stage. The result is disablement of such test/debug features and associated modes during normal runtime operations.
Phase: Implementation
Description:
Insert restrictions on when the hardware’s test or debug features can be activated. For example, during normal operating modes, the hardware’s privileged modes that allow access to such features cannot be activated. Configuring the hardware to only enter a test or debug mode within a window of opportunity such as during boot or configuration stage. The result is disablement of such test/debug features and associated modes during normal runtime operations.
Phase: Integration
Description:
Insert restrictions on when the hardware’s test or debug features can be activated. For example, during normal operating modes, the hardware’s privileged modes that allow access to such features cannot be activated. Configuring the hardware to only enter a test or debug mode within a window of opportunity such as during boot or configuration stage. The result is disablement of such test/debug features and associated modes during normal runtime operations.
CVE References
